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Spectal putpuse hardwMe can sign ficantly increase the spC'ed of intcgntcd circuit design 
rule chocl<inu Tho archttt'c ture Ucs'"'ril>eci tn tl1ts papr>r uses four custom chips to 
implement a rastr>r scan DRC alg Jrithm It allows the usn oi ·15° a.•gfns and can be 
programmed to check a wide variet1 of de~ign rules involvmg an arbttrar~ nvmber of layers. 
II slutnklexpi:lnd operat;on allows the use of rasteriLa'ior: '}rtds tt1 at e~re s·na// relati'IC to the 
mtntrrum fearure stZe Using tfle I.Aead/Conway NMOS destgn rulesB and assomtng a grtd 
size of I/2 A.. or 11-1 the minimum transif>tor width, this IIMclware can completely cllcck a 
3000,\xJOOOA. layovt in under a minute, tf tl;a input datd can be p,-ovicwd quickly enough. 
i. Introduction 
One of the mont corr.rut<1tioil:1fly difficult :1srccts of integrated circuit rlcsion is the 
problem of checl~ing for desiun rule violntions. Design rules define thA wuys :n •vhicll tne 
features on thA vnrrous layout masks may be po:;rtioned with respect to each other. In 
ir.dustrial applic:1tions, the prob!cm is usually solved by running ctesiun rule checks as batch 
jobs on large rnachrnes. In unrver~ity npptrcntions. the mo:;t common approa~..h is to simplify 
the problem by usrng tess complex desrgn rules nncl drsallowing nonor thogonal angles. 
Neither approach is completely satisfactory. WI rat rs needed is a method of design rule 
checking that allows the urcatcr complexi ty c f indu~tr ial oesign rules while retaining tho 
speed and s implici ty of tho university d~sign rule checkers. 
Special purpose hardwnre is one way of satisfying these confl icting requ!remc nts. 
This hardware should be inexpcnsrve enough tllnt it can he inc lud•.;cl in individual color 
graphic designer workstations. It SllUuld be progr<tmmablc for wrde variety of design rules. 
It should be extensible to larue numbers of lnycrs c.111d should be opplrr:nhle Ia llierarcllical 
clesign rule checking algorithms. Also. it should be able to handle 115° ::tngles. Most 
industrial desrons include 45° angles because t11ey can result rn a signr!icnnt reduction in the 
area required by a lnyout. Allowrng arbrtrnr y angles provrdes only a srmdt increc1se in 
packing den::;ity. The only significant usc of angles which ure not a rnultrple of 45° is in 
bipolar nnaloy devices where circular wires arc ur.ccl to accurntely control transistor ratios. 
It has been claimed th::1t or.iogon::ll wires would be a sufficiently close approximntion.s 
This research w:~s supported in p;ut hy Umtcn Stille•:; Atr Force Cot.trnct ArOSR-r4!lG20 80-C-0073 :111d the 
Real ltme Systems Owup of 111<! ~.ur Lnborato•y for Computer Sc•once. 
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Thi!J paper is orgnnizcd as follows. First. an o.;er'Jiew IS yiven of the algorit11rn used 
by the proposed dcs1un rule check hardware ond the architecturP. that implements it. The 
next sect1on descnbes alno11thms that perform width cl10cl<ing and fe::tture shrinl<ing 
operat1ons. A custom chip arcl11tccture that irnpl6nmnts t11 cse al~oritllms iR also descnbed. 
Next, the boundary checl< operation is 1ntroduceJ lor checking €HOIS lhN depend on edge 
cond1t1ons Another cu:Jto1n ch1p arcl11tecture implements th1s O~Jeration. /1. fmal section 
summarizes the work and suggests areas for further research. 
2 . Dc::; ion nu lc Cllcc l< Hurdwnre Description 
The two main catcgon~::s of desi~Jn rulE: chcck1ng ai~JOI ithm:.; differ accorchng to the 
lYilt:S of ob1ccts they nH1n1pulate. Gcomctncal rlcsion rule cllecl,ors per I Jl m OIJCI ations on 
CJ· ,,metiiC<tf obtects ~uch a'l 1 ect<1.119les. wires and polygons. naster scan design rule 
clll'CI\<.!IS divide the layou t into a grid of celis, each of which is crnj)ly or full on t..rlc.h layer. 
1 he ~m1ple!;t raster sc~n al(jnrilhms use a fixed si7C rnctangufnr gdd of cell:.;, although 
vn1 1able s1zed cells and tmpezo1clul cells are also used. 
1 he design rut~ checl< harclwnre clc~;cnbed 1n this paper impler11ents a fi -<Cd ulid raster 
scan ai!JOIILiun. This ai!JOII!IInl is especmlly ""ell suilt"Jcl to harclwa1e implementation because 
the data 1 epresentation ancl 1lle ope1 0110ns on t11e tlat.t are very ~~mnle. Al~o. tha raster 
scnn formcJt 1ncludes local connec t1v1t y 1nfo1 m11tinn, mnk111g expensive in te1 sccliun tests 
unnecessary. Tl1is secti(;n slmt~ bv rJ•?t.Ciihii iY ll1e banic algorithm, inch1cling its relation to 
rdf~r..~rcllical dl~S1gn rule checltmq. t·l ~)xt. the hardware architectun~ that impelments it is 
d·~scribtJd and the comporw·nt:J of trw arG111tecturc are uir.cussecf in ~Jreater deta1l. Finally, 
~1n estrrna!e is dcvt11oped for the speed performance of tho m chi tecture. 
2.1 Top Leve l A lgorit hm 
The hnsic structure of the algorithm is similar to one useu in a software design rule 
chccl<<1r written by Clark llal<er 1 Since IC layouts arc ~rsually de:;:cnbed by u hierarchical 
"truclurc of geometrical objcc.t:J, tl1 0 first step 1s to mstantiale 1 he hierarchy and create a 
raster unaqe of the layout. Desl{lll rule checks are performed by moving a small rectangular 
wmdow over ench por.1 t1on in the rastcrized lrtyout, checking to t.ce if the pattern in the 
wmclow IS valid at each posi t1on. For nxample, a 3x3 wmdow could be used to l ind all 
places where a masl< IS 011ly one unit wide. The pattern matc l1ing operations that are 
performer! at each positron are callecl local :11ea d·~sign 1ule checks. 1 he fi1ml step in the 
algorithlll 111o1olves reporting !lie pusi tions at which errors were found. 
There a1 e two mam categories or local area dcs1gn ruiP. checl<s. The first is w1dth and 
snacmu chrcks. wh1ch am lhe most co1nmon opemt1ons. Shrinl< a11cl expt:md operations on 
masks arc nlso used. fhP.y nrc closely related to wid th checking. The other main category 
IS general boundary chC'cl~s. lllese wmdow opemtions check th0 relationship between 
edges of fcntures on two m<.~sks. For example, in the Mead/Conway design rules,s 
polysihcon and diffusion are only permitted to have coincident edges where they form a 
buttrng contact. 
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Local area desrgn rule checks are not suitable for design rules that drmcnd on mask 
features far away from the position being checked. Rules for pad size or spacing would 
require impossibly large winnows. Rules that depand on the connectrvity of the layout 
canno t in general be checked using windows, because there rs no upper limit on the 
necessary window size. The algor thm will report all potential errors that depend on the 
connectivrty or intended functionallt { of the layout so that a postprocessor can filter out the 
spurious errors from those that anJ genuine. Ideally. the postprocessor would include a 
node analysrs step which would not 'Jnly filter out potential connectivity errors but would also 
compare the intended crrcuit aga.nst the circur t tl1at was actually irnplernented.7 
What is commonly referred tc as hierarchical design 1 ule checking is not so much a 
method of performing design rule cl.ecks as 1! is a method of rcducrng II e worl< required by 
a nonhrerarchrcal algonthm. It is in1portant to consrder whether the basrc algorithm defined 
above can be used in a hierarchr :al design rul.: check algorithm. One such algorithm 
opemtes by removing duplicate ue )metry from the layout. 11 Thrs would not signrficantly 
decrease the running time of any r; ster scan algori thm because the number of geometrical 
objects in the layout is reducerl ra ti H~r than the area that the layout occupies. However, it is 
possrhle to design a hrora1 chrcal algorithm that does reduce area. An example is an 
algorithm tha t checks a primitive cell in the usual way and checks a nonwimitive cell by 
checking its subcclls and then checking the areas where its subcells overlap. In any case, 
hiernrchicnl design ruiA checking can be done using raster scan algorithms as well as 
geometric algorithms. 
2.2 Top Level Architecture 
The dcsig11 rule check architecture described below unplements the inner loop of tire 
above algorithm. Custom chips in1plement prim1tive or ~rations involving rasterization and 
design rule checking. Standard lvtSI and memory parts complete the system. The resulting 
hardware wrll be able to lit on a single PC board and will bG inexpensive enough to include 
as a part of individual color graphic designer worl<stations. First. the basic architecture is 
described alonu with the op~rations it performs. Next, the rnterlace between the portions of 
the algorithm rm~)lemented in hardware and software is discussed. The extensibility of this 
architecture to larger layouts and more complex design rules is also considered. 
Performing a design rule check with tho propose:d hardware requires three distinct 
operntions. as illustmted in figure 1. These three operations nrc performed for each scan 
line. First the design must be converted into a raster image. 1 his rs done by feeding mask 
leatu1 es that 1nter:..c<.t the current scnn line into custom chips in the 1 astt!rization unit. 1 he 
resulting line of rastcrize<..l mask data is given to a unit which performs local :uea design rule 
checl<s. This unit performs boolean operations on the rasterized input masks, buffers 
previous raster lines nf the derived masks, and feeds them into two kinds of custom chips 
that perform primitive one operations. The output from the local area DRC unit consists of 
parallel streams of error bits, where a one indicntes an error nt that po~ition in the layout. 
The error reporting hardware converts this into n sequence o f error coo1 dinates which are 
read by the controlling processor. Assummg that ti1e incidence of errors is low, this will 
result in a srgnificRnt compression of the er ror information. 
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The hardware archrtpcture "' figure 1 cannot stnncl alone. but nurst be a part of a 
tl.):.;rgn rule ciH~CI\ing sy~,t')m fills system con tarr1s a cont rollrng proce.>sor wh rr h incltrdes 
software to prnur.lltl the local an?a ctesiurt rule ch0ck unrt. convert the Ia out rnto the proper 
lorrllat for the msteriz:ttion t•nit. nroc1 convert the error reports rrtlo ll:rm n readable output. 
1 he tlesryn tlii•J check l1ardwar e srml)ly :sp·~uds up t11c rnrtor loop o t .1 ;,oiL ware algorithm. 
file IJnsrs for c i\Oosino these int~rfn<..~ pomts betw\'.Jn hJtdware urH..I software involves the 
volume of d.tl t wluc l1 rs nwrupulate.t ,1nd Ute cr·mrl c~xi ty of opcr c:.l t,(ms on th<1t data. 
Soltvmre rou t•rt<.;r., can do UtJ IIPtal tlala marupulation opc>rations b11t nre relatively slow at 
pt lll..<:~s tny lar y·· arr.ount:; o f <hta. On lllf.! other It and . d,tt.r can be manipulated very quickly 
u .tn(] sp.xrul purpo~.e har, lware. b:r' thf"1 hnrrlwnre ro:,t tilcrr:uses r aprdly as the complexity 
or tlltJ oper at run•; inc rc~~ses. 'lltn trtput dll: I output of the loc::tl (\IIJU ore unit is rasterized 
c.b t.1 strenm.:>. wl 11ch ar~ en<;y tu pr•Jccss u:Jr119 hurd\'IC.HC but would be very time consuming 
lo proce~s Ll'>trltl sort\'JatC. 1 he rlatn ro~ <.tn rptJiulions rcquireJ to illr.tnntiate the layout 
pr~.:pator:,' to raslerrLalron ami to pr.i('8~>s the error positrons for user output a•e very general 
,u1d mvolve llluch sn tullc r qll.urtdit>s of mformatron. Wi!lr the hardwart) software interface 
sllo-.vn ab0'-'0, tile hurd ware rmpl.Jrttr:>nts :: rmr lu data mnnipulaticns on tar gc volumes of data 
ar1d the software rmpiernents ycncra! operations on smaller volume~ of data. 
Tl1c above architectllrc con ltr.nclle n wide range of layout srzes and design rule 
complexiltlls. The pdnulhJ lu :3 til at limit tile siz'::! nnd complexi ty that can be handled are the 
r !Umber of rn~,krizntion c l1ips, tile numl.Jer of r nrallel m<~sk data lines, Llle size of the line 
bufl~rs. ctnd tile rnunt;cr oi cuetom c lllps in the local area desrgn rul0 check unit. None of 
tlle5c !actors place <:. serious ltmrtntioll on lite usefulness of the hardware. 1\ layout which is 
too wrdc lor th~ lrne bu ffer:; c<~n l>n -:nlit into parallel s trips tllc\t can be checked separately. 
/\cfj act:nt strrp:; mus t overlap by an nrnount equal to the laruest design rule srze . Statistical 
stuclies permit ooocl c., trmates to made ..ts to the nulllbor of rnask featums that wi ll intersect 
a scan line " If there are too many features for the rasterization chip~ to handle, a smaller 
ltnc size can he c.. lro!>en. It i::> not necessary lo check all of the de:.ign rules during one pass 
lltr ouy h tile l •• yout, so the loc.\1 area dcsron rule checl( hardware need o11ly mclude enough 
custom chrp~ to hunrllc eGch dcsion rule individually Frnally, only those masks that are 
actu;1lly berng wax.t need to be sent to the local area check hardware during a given pass 
thwugh the clesiun, so the number of parallel mask r..tuta lines does not need to be as large 
at~ the total number of musks. 
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2.3 Detai led Architecture 
This section descnbes the r astenzation, error repor trng, and loc•ll arer1 design rule 
check units rn greater detail Tile nrchitecture ol the local area design rule checl~ unit is 
d~scribed rn the most detail, wrth sample bus srzes and chip counts. 
1 he rastenzation unrt outputs parallel streams of rastemed rnnsk data to the local area 
DRC unrt Its input consists of the set of rnterv~L> orr the current sc.an line that are covered 
on eacl1 mask. For ortllouonal reel urgles. this requi res t11at 1110 controlling processor add 
an interval to the set when the cur1 cnt scan lrne reaches the star I of th(· box and remove it 
when rt reaches the end. Trapezord.j wrth two llorrzontal stCies a•HI two sides ut '15'"' angles 
can be rusterizect by uddrny an rnterval to tire set when 1110 curront sc; n l im; renclles the 
start of the trapezoid. and then rncr·~rnentrng or decrernentrny tile encls O• the rnterval before 
each successive scan line until th~ encl of tht: trapezord rs reached. l·olygons and wires 
must IJe decomposed into trapezoids. The rnterval rnsterizntron oporatron is pm fornrerl by a 
custorn chip, simrlar to a chrp clcsioncd by Oar t Locantlli.6 
The error report unit is t11e rnterface between the local area one unrt and the 
controlling processor. It converts the parallel streams of error brts into a list of positions 
where errors were discovered. llle type of error at eacll position is also rf'ported. Most or 
the error bits will be zero, so this wi ll sronificanlly reduce the amount of information pa!:lsed 
to tile controlling processor -, ypically, the error posrlions wi ll be s::.tved on a dis!~ file for 
lurt11er processing a lter the desrun rule r.hcck is complete. 
rhc local area design rule check unit accepts parallel streams or mnsk data bits and 
produces parallel str eamr. of error brts. It performs primitive DRC functions such c>.s width 
tests and boundary checks. It also rrnplements musk shnnl~ nnd expand op<]rations and 
boolean operations such as masl< intersectrons, unions. negations. and di fferences. Tho 
boolean operatrons are used to t:.reate derived mnsks such as transistor gnte area, ,.,h.ch is 
defined to be the rntersectron of the potysilicon and uiffu:;ion masl<s. Since the width tests, 
boundary checks, and s l1nnl</expand operatiorrs require looking at the ma:;l<s through 
wrndows of size up to 4x4, bu ffers are used to save up to three prcvrous lines of each mask. 
Figure 2 rllustrates thu arct11tecture of the local area design rule clleck unit wi tll sample bus 
sizes and numbers of chips. 
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Figure 2: Local Area DRC llmdwaro 
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The mask bits input to the the local urea DRC unit are fed into the derived mask 
generator. which uses a custom chip to perform boolean operations on them. The derived 
masks are fed into the line buffer, which uses standard memory parts to buffer preceding 
lines. Each custom chip rn the width clrcck unit receives a mask from the derived mask 
generator along w llh the cor respondrng bits rn the preceding three line: saved in the line 
buffer. The wrdth check chips each output two wrdth error lines for the irrput mask and also 
output the result of a shrink operation on the mask. This operation ca•t also be used for 
mask expansion. The shrink outpu t is fed back around to the derive J mask generator, 
alluwirrg ntullrple sllnnk operations to be done. The boundary cl1er.:k chips oach require bits 
from the cu r~en t and preceding linf's of two clr r rved masks nnd produce two error outputs. 
The f11 ml group of r;rror lines nre ou.put directly from th~ derived mask. !JC•terntor. These are 
useful for si tu ations wch us ovcrl ttJ tests, where errors are found by sul>tracting one mask 
from another The algorithms and arcll rtectur es used for the width check and boundary 
check chips are described rn se1 Irons 3 nnd 4, respectively. 
2A Timing Estimate 
At thrs point , we have enou{;h in for m<:~ti on to estimutc the speed of the clcnign rule 
cl1ccl~ hardware. Tl1e busrc data rutc rs determrned by the rote at which the rasterizer 
sequences tilrouuh the posrlions on a scan line. Assuming that dat~ is buffl~red at 
approprrato plar.cs. the mcnt cc;nplc~ opcr:1tron th<::t muot he done during a single cycle is a 
memory reacl and wrrtc in tile l11te bu:ters. It is reasonable to assunre lh<1t this can be done 
in 200ns Usrng a glid si.w of 1/?.;\, and given the harclwure configuration in fiuure 2, thl:} 
lv1C>nci/Conway cl:?-:>ron rul~.:s can be chPcked 111 no more than five passes through the design 
rule checker. ro AHun1~ that the ch1p being c l1ec.:ked is 3000Ax3000;\, v.hich is 295 mils on a 
srtle if ;\ equals 2.b mrcrons. r ur ther assume that t11ere is a 50% overlreutl resulting from 
o"erlapping strips nnu d0lays l>dween scan lines. The equation below gives the time 
needed lor a complete clesign rule check . 
2.1 (3000A)2 · 200ns/( 1 /2;\)2 · 5 · 150% = 54 seconds 
01 course, the controlling processor will not necessanly be able to provide data to the 
rastenzation unit til at qurckly. Clark Baker's raster scan DRC program takes 49 seconds 
srmply to reud tltc instan tiated rectanule file lor a chip that size, which contains about 
100,000 .ectangles 2 Thrs would have to ue done once tor each pass through the design 
rule checker. Experience rndrcatcs that it would be much faster to rnstantrate the chip on 
tho fly from a hierarchical description, mthor thon reatl it from a largn disk file. Further 
research must be done to find wnys of quicldy getting data into the rn.sterization unit. If 
soltwnre instantiatron algorrthrns are not fast enough, special purpose harclware could be 
designed to speed that up as well. 
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3. Width Checking and Feature Sh rinl<ing 
The most frequent operation in integrated circuit design rules is minimum width 
checking. Polysilicon, diffusion. nv::tal and contact cut masks al l llnve !heir own minimum 
feature s1ze. S pacing checks are simply width checks performed 011 th 1 complement o t a 
mask, so spacings between f e~lures on the same or different masks can be cllecked in the 
same way that wid ths are checked. 
This secti on starts by describ:ny how to checl~ fo1 wid th errors in n ask features which 
are or tlwyonal and are smell 111 comparison to tile grid s ize. Til en t11e n1eth od is expanded 
to handle edges at 45° angle:;. A fE..a ture shnnl<ing operation IS 1nt1 oduced to allow checking 
of greater v:idths. This nper<!tion c<.n also be used to expand masks. Ne t, a custom ch ip is 
descriuc~d tint impleme11ts th~$e or-arallons. Finally, a notat1on is devel·med for specifying 
w1dth checks and shnn l~ or expand operations. 
3.1 Orthogon~l Width Checking 
Wiuth checks requ1rc lookino at features in a wrndow wllich is one greater in size than 
the width that IS be1ng checl(cd. Se, a 3x3 vm1dow is needed to ven fy that a mask is at leas t 
two units wide and a 'lx4 winduw IS needed to check lor width t111 ee. Figure 3 illustrates the 
sot o f patterns that implement thes(~ ~llec;!(s. A one ind1caten a posi tion where t11 e mask is 
required to be present, a zero ind1cates ~ po:.1tion v.here tile mr.sl< is requi;ecl to not be 
present, and a dash repre'lcnts a tJ,)JI't care position. Tile mask pa:;ses the width 2 test if it 
matches rme of the four orthogonal rotations of one of the patterns in fiou re 3a. The mask 
passes the width 3 test if it also matc hes one of the four orthogo~o.l 1 otations of one of the 
patte1 ns in figure 3b. 
00 ~I . [ilif1_ J 1 1 · 1 I -· · 0 1 I - 0 I 1 1 - r-- ---r-1 1 1 ·-1 1 1 0 1 1 1 . r-- -I I 1 -I 1 I -r---I I 1 
Figure 3a: Valid 3x3 Windows Figure 3b: Valid 4x4 Windows 
The patterns in figure 3a are correct because a mask fails the width 2 check if nnd 
on ly if it contains a feature of widtb 1. The patterns in figure 3a cl1~ck whether the cen ter 
cel l is part of a fea ture of width 1. If a mask matches th e first pattern 1n fiuure 3a. then the 
masl~ has wid th zero nl lhi~~ point. If it matches the second pattern. it IS part of tile corner of 
an area which is at least 2 units w1cle. If it matches the third pattern . then it is part o f the 
center or edge of an area which is at least 2 units wide. Therefore, if it does not match any 
of these patte rns, it must be pa1 t of a feature which is on ly one un1t wide. 
Tile justification lor the path; rns in figure 3b is similar . They check whether the center 
2x2 box is part of a feature which IS ureater or less th an 2 units wide. If there is a zero in 
one of the four center cells. then the 1nasl( is less than two units V'Jiclc at t:1at posi tion. If the 
mask matches the second or third pnltc rns. then the rresent posi tion is t11e corner, edge, or 
• 
interior o f an area which is at leust three units wicle. If none of t11 c!>C patterns are mulched, 
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then there must be a featur~ of width 2 at this position. If a pattern in figure 3a and a 
pattern in figure 3b are matched, then the mask must be either less than 1 or greater than 2 
units wide. This is the test that is needed for t11e width 3 check. 
Figure 4 gives examples of checking for width 2 and width 3. The edges and corners 
of the rasterized rectangles must fall exactly on the rasterization grid for tile width check to 
work correctly. Rounding is not permitterl. Each example contains an error which is marked 
by an X. The 3x3 and 4x4 windows show the mask pattern around the error positions. It 
sl1ould be noted that if the zero were not present in the corner patterns in figure 3, the 
errors below would not be d~tected. 
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r-- r-· - r-- - t- 1 1 I 0 
0 
"---·""'- 1 1 1 1 
-,, 
,I' 
f-- f--~·'-)' .. 
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..__.. ,!S I-· 
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Figure 4a: Width 2 Example Figure 4b: Width 3 Example 
There is some question as to whether the pattern in figure 4b is actually an error. The 
angular distance across the stricture is 2 (2) 1 ~ . which w ill be referred to as 2 diagonal units 
or ~ dia~1s. This distance is npproxirna t·~ly equal to 2.83 orthogonal units. This is only 6% 
less th an the required wicltlt of 3 unit!:.. and in some fabricdtron processes it could be 
com:idered sulfrcien tly close as to net be an error . To retain the greatest degree of 
generality it must be possrble to selec t whether or not this case represents a width 3 error. 
3 .2 Angled Width Checking 
Figure 4 gave an examrle of measuring the wid th of a feature along a 45° angle rather 
than orthogonally. Now we will consider how layouts 111<:\t include 45° angles may be 
checl<ed for wid ths 2 and 3 To be checked correctly, all edges must fall on the grid 
illustrated in figure 5a. Fiquros !:u ancl 5c show two more cases that must be allowed in 
order to do width 2 and 3 checks on a mask with edges at 45° ang les. 
1 0 0 1 1 0 0 
I 1 0 1 1 1 0 
1 0 0 1 1 I 0 
1 I 0 0 
Figure 5b: 3x3 Angled Corner 
Figure 5a: 45 Degree Grid Figure 5c: 4x11/\ngled Corner 
The rules for rnsterizing 45° edC)es are very simple. When n width check is going to 
be performed, all partially cover eel raster cells are filled in. When a sp:1cing check is going 
to be performed, all partially covered cells ure marked empty. Figure 6 shows a width check 
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being performed on a wire wh1ch contr.ins a 45° bend. When the wire 1s rasterized, the 45° 
edges become stairsteps wh1ch touch actual edges of the w1re at each step. The resu lt is 
that the rastc rized w1re IS at every puint greater than or equal to the correct width. allowing a 
width check to be done without repo1 ting spurious errors. Since the rasterized wire has the 
correct widt11 once at eacl1 stair ste >, nny genuine errors wrll be discovered. The different 
rastcrization rule for spacing clleck3 msuros that all spacmgs are greater than or equal to 
the correct value The X in figure L marks the pos1tlcn which is illustrated in the window at 
the right. If the angled corners in 1 igure 5 were not added to the set of valid patterns, this 
would be reported as an error. 
. 1 0 0 
D<J 1 1 0 1 0 0 
Figure L: Angled Width 2 Example 
Figure 7 gives an example of checking an angled wire of width 3. The width of the 
anglec.J portion of the wire is 2 dtags. or 2.83 units. The upper left X and the upper left 
wmdow illustrate that this will be detected as a width 3 error unless the pattern in f1gure 4b 
has been specified as vnlrd. rt1e tower rrght X and the lower rrght window show an example 
of the 4x4 angled corner from f1grrre 5c. 
1 1 1 0 
·-['.\ 1/ 1 1 1 1 
/ 
' 
1 1 1 1 1 1 0 0 
" 
/j 
/ ·"J 
0 1 1 1 1 1 1 0 
1 1 1 0 
1 1 0 0 
Figure 7: Angled Width 3 Example 
Allowing the ang led corner patterns in figure 5 causes a problem which is illustrated in 
figure 8. These patterns cannot be distinguished from angled corners. As a result, these 
errors are not detected rl angled corners are allowed. A strona case can be made that these 
errors are insignrfrcant. However, it in possible to detect these errors and sti ll allow angled 
corners by doing two width checks. The first check allows nngled corners and the second 
does not. If an error or.curs in the second width check that did not occur in the first , and 
that position is not the corner or edge of an angled box or wire, then it must be one of the 
errors in figure 8. 
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0 0 
1-1-
0 1 
1 1 
'' 
i'/ 
/ i' 
r ; r~ 0 0 0 1 1 0 1 1 1 1 1 1 
Figure 8. Undetected Errors 
The rnclusion of 45° edges can result in son1e undesirable degene ·ate cases. Figure 
9 sl1ows what happens when 45° edges are coincrdcnt or wilh111 1 /2 c.iag of each other. 
Frgure Oa illustrates a zero witJth ar glcd wrre whicll rs rastenzed lor a wr:lth check and two 
angled wires with coinciden t edges which are rastuized tor a srmcrng ·.heck. In the first 
cast~. a zero width line causes ras er cells to l.Je fiiled rn. In the scco11d case, unwanted 
holes appear c.~lorg toucllrng edgos The romecly for these problems is to require the 
ra~te:nLation ulgonlhm to detect coi.1Cident 45° ed~Jes and erll lCr rgnore t 1e feature or fill in 
the ra~ler cell at that point, d~pendinu on whrch of the cases in figure 9a '1as been detected. 
Figure 9a: Coincident Edge Degenerate Cases 
Figure 9b. f\lear Edge Degenerate Cases 
Figure 8b showr. whnt happens when 45" E:.;clges fall 1/2 ding apart. In the first case, 
a wire whrch is only 1/2 diag widfJ disappears completely upon a spacing check 
rnsteri'-ation. If two angled wires have edges lt1ut l'ull 1/2 diag apart, the gap disappears 
dunng a width check rasleriz\.ltrun. lhese problems Gan be soivcd by doing both a width 2 
check and a spacing 2 cllecl< on each mask that may have 45° edgPs. Checking the 
~~~ uctur e on the I e ll, for exnm1)le, wrll cause a wid th 2 error to be reported, even though the 
spnci119 error thot might exist wi ll not be reportccl. The only complication comes with a 
mask such <:lS depletion mode implant, wllich docs not have any minumum width or spacing 
rules. One way to solve thrs problem is to impose width 2 and spacing 2 rules on this layer 
ancl accept the ::;purious errors that miaht result. Most of tile spurious errors may be filtered 
out by having the raol•)rrzatron algorrtllrn report pornt!; where 45u edges are 1/2 diag apart. 
Any le~Jitimate error wi ll be recounized ns such by uolll checks. It should be noted that this 
is only necessary rf 45° edges arc allowed in the implant mask. If 45° etJyes are used for 
interconnuct only and not for transistor or implant areas, then this case will not arise. 
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Figure 9 also illustrates how the rastenzation algorithm deals with acute angles. An 
inside acute angle will always be detected n5 a w1d th error and an outside acute nngle (an 
acute angle on the complement of tile mask) will always be detected as a spacing error. It 
would be nossible to recognize the occurrance of acute angles and not flag them a~ errors, 
but there is little point in doing th1s It is not possible to acurately pallcrn an acute angle 
onto silicon, so it IS not very useful to 111clude one in a layout. 
3 .3 Feature Shrinking 
The algorithms d.::veloped above allo'N mask foatures to be c h ec l~erl for width 1 errors 
or width 2 errors usino 3x3 and 4x4 windows. 1espect1vely. Larger w1nd• ·ws could be used 
to check for greater wid ths. Howevnr, the c.omplex1ty of the wid th checl~s ']Oes up rapidly as 
the size oi the window increases. Also, there is no fi xed limit to tile widt l s that will need to 
be checked. What is needed is a way of mal<ing the w1d th ch ecl~ function modular. This 
can be done by Introducing feature shnnl~ing . 
The goe~l of the feature nhrink operation is to reduce the s1ze or the features in a mask 
so that the w1dth 2 or width 3 check can be used. Feature shrinking is done by passing a 
3x3 window over the selec ted mask and produc ing an output which is one or zero 
depending whether the mask matches a speci fied pattern, as for the width 2 check . The 
difference is that the output is used as <mother rasterized masl< rather than as an error 
mdicatlon. Figure tO Illustrates the tour patterns that are used. 1 he orthogonal shrink and 
anglt::d shrink patterns are d1scussecl uelow. The shrink/expand and null shrink patterns are 
discussed at the end of this section . Note that any of the four rotations of the 
shrink/expand pattern constitute a match. 
1 1 1 
I 1 1 
1 1 1 §±],. gm·. 1 1 . . 1 . - - ... . . . 
orthog shrink angled shrink shrink/expand null shrink 
Fig Lire 10: Patterns for Feature Shrinl< 
It the orthogonal shrink pattern is applied to a mask, the resulting output will be a one 
whenever the center of the pattern is in the inside of a fea ture of width 3 or more. If it is on 
the edge or corner of a mask feature or is outside, the output will be zero. The re:;ult of this 
is a mask which is the same us the input mask except tlwt all of its horizontal and vertical 
edges have receded by one unit and all of its ang led edges have: receded by one uiag. Any 
parts of the mnsl< that are less than three units wide will disappear con•pletely. The angled 
shrink IS almost the snme, except that it causes 45° edges to recede by only 1/2 diag. This 
is illustrated in fioure 11 . The orthogonal p01 lion of the wire starts out 4 units wide and the 
45° portion starts out 3 diags wide. After either shrink, the orthogonal portion of the wire is 
2 units wide. After the orthogonal shrink the <.tngled portion is only 1 d1ag wide, which is a 
width 2 error, but after the angled shrink it it 2 dings wide. The name of the angled shrink 
pattern refers to the fact that it does not reduce angular widths as much as the orthogonal 
shrink. 
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Figure 11: Feature Shrink Example 
Tile local mea DRC architecture in fiyure 2 shows tltat the sl1rin, ou tputs from the 
wtdth checl< chips are feel back into the denved mask generator for combination with other 
n.nsks. Therefore. a singl0 mask n ny be shrunk or expanded as many ltmes as there are 
widtlt cllecl< chips, reducing its wid l 1 by 2 units each time Tltts makes i possible to check 
c:ubilrarily large widths using only t1 e wid th 2 and wid th 3 checks. Sine~ mask features of 
width less than 3 disappear d ttrina the ~: 1r i nk operation. ,\ w1dth 3 chccl< tHr:..>t be pf'rformed 
each time l mask is shrunl<. Tile s,IIIIC patterns that are used to sl11 ink lt<tsks can also be 
used to expand masks, since the expansion o f a m~tsk is simply the '.omplernen t of the 
shrink or the complement of the mask. 
The patterns in figure 12 desclilw double shrinl< operations. Shrinking a mask twice 
using the orthogonal or anulcd !:>hri tlt patwrns ts eq11tvalcnt to shrinking it once usinn one of 
the four double shrink p~lller ns. Till.) two center patterns demon~3trate that the order in 
wltich a sequence of ortltO~Jonal and anat.:tl shrini(S a r•J done rs L•nimp.:>rtant because the 
two shrink operations are COII•n ,ut;.;ltve. fhe patterns in figure 12 can also be interpreted as 
the resu!t o f expandmg a 11tusk which !1ad n one in thQ c.enter of t11e wrndow. Orihogonal 
expansions produce square:> .u'iglocl t: pansion:> produc;c: angled squares, and a combination 
of the two produces oct<1gons 1111:3 Bhows t11at tile uE:g ree of ortltogonal and angular 
shrinkage or expansion can be St'lect:;d mdt}~endently . 
.,..._.. 
I I I I I . 1 I 1 1 1 1 1 . 
- -
1- 1-· 
I 1 I 1 1 I 1 l I I 1 1 I 1 1 I 1 I 
·-
-l 1 1 1 1 1 1 1 1 1 1 I I 1 1 I I 1 I I 
·- 1-
I 1 I 1 I I 1 1 1 1 1 I 1 1 1 1 1 1 . 
-- --
1-
-
I 1 I 1 1 . I I I 1 I 1 1 . 
orlllog -ortllog orthog-angled angled-orthog angled-angled 
Figure 12: Double Shrink/Expuncl Patterns 
The shrink/expand pattern in ft ~J ure 10 outputs a one if the celt in the center of the 
window is pari of a feature of size 2x2 or greater. This does not 1 csull in any shlinl~age of 
tile mr1sk. Instead, it rt"moves features of width 1, as if the mask hnd been shrunk by half a 
unit in P.nch climension and then expanded back again. Figure 13 illustrates using this 
operat1on lo futd tile actrve area of a transistor using tile Mead/Conway design rulez.B The 
layout on llle left depicts a depletion mode pullup transi:>tor combined witll a butting contact. 
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Only the polysi licon and diftus10n masi(S are shown The center fiqurc illustrates the 
mte1 section of these two masks, v.'h ic h includes the unwanted bullmg contac t strip. The 
shrink/expand operation results in the mask on the right, wh1ch is the real trnnsistor gate 
area. An orthogonal shrink followed by an 01 thogonal expand can be used to remove areas 
of width 1 or 2. An angled shrinl\ followed by an antJied expand removes featu res of width 1 
or 2 and also rounds off orthogonal corners. 
poly I 
I dllf 
I 
I I I I T I I I I r-
Figure 13: Shnnk/Expand Example 
Overlap tests can be done IJy subtu.\ctln~J a shrunl( rnasl\ from an cYpancled mask, 
usmg the feedback lines into t11e derived mask generator. llowever, a 5hrunk or expanded 
mask cunnot be combined w1th an unchanged nwck. The reacon is that lhc shrink operation 
displaces the mask that 1t operates on, since lhc current ma:;k pos1tion is 111 the corner of tlie 
window and the sl1rink pattern works on the centP.r. The bit enu~riny the derived mask 
generator from a fet:ldback line is not at the same oos1tion on the layc,ut as a hit coming 
direc tly from the rastenzer. To c01nbine an unchanged masl( with a mask that has been 
shrunk or expanded. it is necessa1 y to d1spl:.1ce 11 by the same amount as a sh link or expand 
operation. The null shnnl( patte1n in fig11re 10 does this. The only change it causes in the 
input mask is to displace it by the same amount as a shrink or expand. In section 3.4, we 
will sec that there is another usc for the null shrink pattern. 
3.4 Width C h ec i</Shrin l< Chip 
The previous sections have defined the functionality that is necessary for the width 
check/shrink chip. Figure 14 givec a structure th.-tt 1mplements this functionality All of the 
window patterns are impelmented in a c locked PLA which has 44 MID t')rms. Four 
successive rows of mask clata are input to the chip and the previous th ree values from each 
row are saved so that a 4x4 window is input to the PLA Five control lines nre also input to 
the PLA. Their exact functionality is described below. The oulput lines w1rn11 1 ERROR and 
WIDTH 2 ERnon indicate when one or two unit wide mask features are found. SHRINK 1 our 
and SHRINI< 2 OUT arc the result of applymg the chri11k operation selected by the control Iince;. 
The first applies it to a 3x3 window which uses rows 1-3 and the second anplics it to a. 3x3 
window which uses rows 2-4. This allows the width check ch1p to output two rows of shrunk 
mask in parallel. SI II41NK 1 OUT can be used as a feeui.Jack line to the derived musk 
generator. A use for SHRINK 2 ouT wi ll be described at the end of this section. 
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Figure 1 •1 Stn.: ctu~e of Width Check/Shrinl~ Chip 
Three of the five control lines specify th e krnd of width checl< that is performed. 
Tlrese inputs are called WID II I SELLCT, /\I J(]l E. OK. and COnNER OK The WIDTH SELEC r line 
cllooses between wid ll1 ?. and wiclth 3 cht-:cking. The WIUrt l 2 ERnoH output is only nonzero 
wr~l' wrd th 3 ciH:~cl<.ing is ~£·!ccted 1 his way. the two width error OLrtputs cnn be on'ed 
togcth()r c:< ternally to produce a !:Ingle width w ror srgnul if the sepnmte information is not 
neecl€:d. The AHr.LF Ol< Hnc contro ls whether the angler! width patterns in figure 4 are 
treated as wid th errors. Tlt.:J r.onN• .R 01~ line causes the angled corners in figure 5 to be 
accented The rer11..1in ing two control li11cs specrfy the pattern that is used to produce the 
::;hnr tk ou tputs. These rnputs :.trc called Sll!"lllll< SCLCCT 1 'tnd SIIRINK sr.:u::.cr 2 Table I shows 
which ::;h rink pattern '~ used for each cambination of the select lines. 
~e!..cs!.J. ~teet 2 Shrink T:t:Qe 
true true urthog shrink 
truP. false angled shrink 
false true ::;11nnk/expand 
false false null shrink 
Table 1: Pattern Solection for Feature Sl1rink 
For diJ•>ion ru les that con tain many lnrge widths and spacings, it would be good to be 
nhle to do a double sl1nnk wi thout usrn!J feedback lines. Figure 15 shows how several width 
chcc.l~/shrrnk chips could l.Jo combmed to do double or even triple shrinks at once, reducing 
tile wiclth or masl~ feature!:: by ' ' or 6 unrts nt a time. Nolo that the double shrink requires 6 
mput rows instearl of 4 ;lfld the triple shrinl< requires 8 input rows. Also, a double or triple 
:.Ill ink c.;on rigun.ttnn can be :;et to do a sinute or double shrinl< by specifying a null chrink in 
the l1rst column of wrdth checl< chrp::;. All of the control lines in a single column should be 
tred together so that the same type of sl11 ink is done hy all chiJJS in the same column. 
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Wtll lh 1 1----------------
Width 2 
Wtdlh3 
Figure 1 b: Single, Double, and Tnplc Wicltll Check Configurt:uions 
3.5 Width Check Specifica tion 
Now that a custom chip has been defined that can do small width checl~s and several 
kinds or feature shrinking, 1t 1s necessary to define how larger chcci(S are clone. Th1s 
section shows how to do arbitranly large w1dth check and feature shrink opcraticns using 
ml•ltiplt: wid til cheGk/slu ink c..lli~s and tllen c.Jefint:Os a IIOlation lor spPc·fyinu width checks 
and shnnk operat1ons. 
When a width chock is clone involving one or more w1clth check/shrink chips, all but 
the last ch 1p should select w1dth 3 checking. Th"' value ol the ccmn n OK line should be the 
same for all of th em. ANGLe O•< shou ld be false for all excep t poss1bly the last one. The 
number of chips which should hnvc OHTIIOG low to select angled r.hnnking and tile state of 
the ANGLE' OK and SELrc r lines tor the last w1d th check ch1p depend on the specific wid th 
checl< that is being performed Table 2 g1ves the values to use for doing width checi(S on 
features up to s1ze 6. A width chocl< IS determined by the reqUir•Jd ortllogonul and angular 
widths. For example, the sixth ltne o l the table tells how to check for features with a 
minimum orthogonal w1dth of 4 units and a min1mum 45° widtll of 3.0 dings, or 4.24 unrts. 
The tnblc is sufficiently large that the pattern shoulcl be clear The fmnl wrclth cllocl< is width 
2 il the orthO~Jonal width to be checkt.:c.l is even and wrdth 3 otherwise Specifying ANGLe Ol< 
for the last chip reduces tile required cliayonal wH.llh by I /2 ding. Changmg an orthogonal 
sllnnk into an angled shnnk reduces tile requit"'d ~ngled width by 1 diag. This is because 
the orthogonal shrink causes nngled edges to recede by I diag whilo the angled shrinl< 
causes ttl em to recede by on ly I /2 diag. 
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orthogonal 
Width 
2 
2 
3 
3 
4 
4 
4 
5 
5 
5 
6 
6 
6 
6 
angular width 
diags unit~ 
1.5 2.12 
1.0 
2.5 
2.0 
3.5 
3.0 
2.5 
4.5 
4 .0 
3.5 
5.5 
5.0 
4.5 
4.0 
1.41 
3.54 
2.83 
4.95 
4.24 
3.54 
6.36 
5.66 
4.95 
7.70 
7.07 
6.36 
5.66 
orthouonal 
shrink 
0 
0 
0 
0 
1 
0 
1 
0 
2 
2 
angled 
sllnnk 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
final 
select 
width 2 
width 2 
width 3 
width 3 
width 2 
width 2 
Width 2 
width 3 
wid th 3 
width 3 
wicllh 2 
width 2 
width 2 
width 2 
Table 2: Control Line Values for Width Checking 
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final 
angle ok 
no 
yes 
no 
yes 
no 
yes 
no 
no 
yes 
no 
no 
yes 
no 
yes 
No1v it i<> possible lo define a notation for specif~1ing ••1idth checks and shrink 
Of)P.I ations. W2(musk) representS a width 2 checl<. that is. errors are reported for features of 
si7e 1 Subsc1 ipls are ust.:!d to Indicate the required diagonal width. For example, 
W<13 !l(mask) mdicate5 a checl< for features with an orthogonal width of 4 units or an angled 
wicltll of 3.5 diags. The fifth line o f table 2 describes how th1s width check could be 
~.1chieved Shrinl~ and expand operations are expressed sin1ilarly. S 1 (mask) describes a 
<>hrinl< operation INhich causes c<lch edge to recede by one unit. S3:> 0(mask) denotes a 
r,hrink of 3 01lhog0nai unit::; and 2 d1agonal units. This requires one orthogonal shrink and 
two unuh: d shrink opera lions. [ 10 !:~(mask) speci fies an ang led mask expansion and is 
eqUivalent to •S 10 r1(-,masl~). N1 (rna~k) indicates a single null shrink, which displaces the 
mask hy the sarnu nmount as a shrink operation but otherwise leaves it unchanged. 
SE(mn::;l~) indicates u slmnk/expand operation, which removes one unit wide features. 
I in:11ly, a superscnpt on the mask name indicates the kind of rasterization to do. If NP 
rf'!prer.tml~ the pnlys11icon masl<, then Nr "~ specifies rastorizalion for a width check and NP-
!>J1CCifiP.s 1 nstenzalion for a spacing check. 
4. Boundnry Checl<ing 
So far vm have seen how to shrink and expand masks and perform width c hecks on 
tiHJm. Another type of de5ign rt~le depends on tile relative positions of the edges of two 
masks. An exw11plc of thi<> i:1 tire transistor e>.tension rule, which requires polysilicon or 
drilu:;ion to extc:nd beyond the edges of trunr;istor gate areas. This section starts by giving 
e.<:unples of IJounclary checks required by the Mcw.J/Conway design rules.s Then an 
,1rch1tecture is described for n cus tom <..hip tlmt 1rnplements these checks. Finally, a notation 
1s developed for spet,tlying boundary chocks. 
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4.1 Boundary Check Examples 
In order to checl~ desrgn rules whrcll involve boundury rntcractions, it is necessary to 
usc a 2x2 window to look at two masks simultaneously. Figure 16 shows three examples of 
boundary errors involving the polysilicon and diffusion masks. For each case, one or more 
2x2 windows are shown wl1ich identrfy the presence of the error. /\ capital P or 0 indicates 
that the speci fied masl~ must be present at that position. a lowercase lettar indicates that the 
mask must be absent, and a clash represents a don't care position. 
poly 
diff 
E[J 
~ poly 
diff 
·-
tran 
diff 
poly 
poly Iran 
cliff 
~ l~ 
flO pO 
--r--
pl) pd 
Figure 16: Tluce Boundary Check Examples 
The first boundary error involves the polysilicon/diffus10n spa~in!J rule, which requires 
a 1 'A separation except where they cross to form a transistor. Tl1is rule cannot be 
completely checked by a width t€st on the union of the two masl<s because they might 
touch, as shown m tire lellhnnd entry in figure 16. This error occurs whenever a raster cell 
whrch contarns polysl!icon but net diffusion is next to a cell that contaio1S drffusion but not 
polysilicon. The wmdow that is shQwn is on .... of four rotations tllat must be checked. Note 
that it iu not necessary to check whether the two rna~ks touch at a corner because that case 
is detech:d by a width test on tile unron of the two masks. 
The center entry in figure 16 shows a case where the poly mask fails to extend 
beyond tile edge of a transistor gate area. As the window illustrates. this error can be found 
by looldn!J for a raster cell tllat contains both polysllicon and diffusion next to a cell that 
contains neither polysilicon nor ctiffusion. Again, all four rotations must be checked. 
The righthand entry shows a more subtle transistor error. Here, the extcnsron rule is 
satisfied but the transigtor is still incorrect. It is necessmy to check that polysilicon and 
drffusion actually cross the transrstor gate area. Thrs can be done by lool~ing at the corners 
of the transistor. Tlw two r iahthancl windows in figure 16 check for the errors found at the 
upper left and lower rrght corners of the transistor gate area. It rs necessary to check all 
four rotations of each window. 
4.2 Boundary Check Chip 
The structure of the boundary check chip is similar to that of the width chtJcl< chip in 
that row inputs are fed through shrft registers into a Pl I\ whrch checks the input window for 
errors. Unlike width checks and shrink opcr ations, there are too many different possible 
boundary checks to speci fy them all in advance. Since it is necessnry to be able to program 
ttle boundary chccl< chip for the speci fic check that is desired, n clynamically programmable 
logic array (DPLA) rs used instead of the mask progrnmmable logic army used in the width 
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check/nhrink chip. The window patterns programmed mto the DPLA are stored in dynamic 
nodes and must be refreshed periodically. 
Figure 17 g ives the structuro of the boundary check chip. Two rows each from two 
separate masks are input to the chip. One b it of shift register is provided for each input row 
so that a 2>.2 window on each m< sk is input to the DPLA. The LOAD srLCCT lines control 
when data on the DATA ElUS is used to program the DPLA, whtch has eight AND terms. The 
first four terms are 01-fed together •o produce ERROR 1 and the other fou r are OR'eu together 
to produce ERROR 2. Each of tire AND terms m the DPLA specifies a boundary error. 
Row1a Row1b Error 1 
DPLA And Plane (8 terms) 
Data Bus 
figure 17: Structur·J of Boundary Check Chip 
Nc rrn::~lly , the bOL:r.dary chcr.l< ch;p wo11 lci input two mas!~s directly frnrn the derived 
mmJ g.;nerator, but this is nut ne<.Pssary rt(JUre 18 illustrates nn alternate way to use the 
boiJn 'lary check ch rp that ullows i.he inputs to l1nve a shr inl~ operatron npplied to them before 
br~ 1ng IJoundary checked. l'lolc that type of slmnl< can be selected sepomtely for each width 
clwcl< ch1p. This rs especially usc:ful when the grid srze is small relative to the feature size, 
s1ncc many masl<s v1ill have to be shrunl< or expanrl·~d before they can be compared. 
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Figure 10: Boundary Check Chip with Pre-shrink 
4 .3 BouncJ..try Check Notation 
A boundary check consists of a set of 2x2 window comparisons performed on two 
ma5ks. II one of the w•ndow patterns IS matched , then a boundary error has been found . 
The two mnsk5 are referred to as A and 0; they are defined by equations mvolving shrinks, 
expnncls, ancJ hoolean ope1 at1ons on masks input from the rasterizatton unit. Each window 
is cJef inecJ by a conjunction of subsrnpted terms, where each term is a t.lash or an upper or 
lower case A or B. fhe subscnpt defines the position of each term in the 2x2 window and 
T :u A111 u A rn T rt t' r f"t r n r.t,.... r,.. ,., ,... r. ,., ,.. ,.. ,.. ~ .... 
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thu chioce of character ind1cates whether mask A or 8 IS required to hE. presen t or absen t 
flt that position. For example. if A and [3 represent the polys1licon ami cti ffu~ion masl~s 
respectively, the leftmost window in fiuure 16 would be reprcsent<Jd as A 11 b 11 a21B2 ~, 
When specifying a boundary check, it is usually n0cessary to check for several 
rotations or reflections of tile baSIG wmdow pattern In the examples in fiQtll e 1 G, each 
wmdow is one of four orthouonal rotations that must be checkerJ. r-or c lunty, n sequence of 
wmdows that are rotClt1ons or reflections o f each other can bf! ,:;p.Jelfled as •l[vt~nclow] to 
uHllcate t t1nt tile four rotat1ons of the wmdow shou ld be checl(8d 01 8[vJi11dovl] to inchcate 
that all etght rotations and reflections should be checl-et..l. rhe cqtnllc,ns bctov~ u•;c th1s 
notation to spec1fy tile t111 cc bounclary checi(S 111 f1ylll e 16. Lquattun 1 1 n IS :he fu lly 
expanded form of equation 4.1. 
4.1 A=NP,B=NO. 4[A 11b 11 a21B2r); poty/dtlfus1on snac1ng 
4 Ia A= NP, 8- NO: A 11b lla2,B2t. A 12b,2a,1s1,. A;nb22al28t2· A< ,h2,a2::>B;n: 
puly/dilfuston spncing 
4.2 A= NP, 8 =NO: 'I[A 11 o1,a 12b 12]; trJnsistor edge extension 
4.3 A=NP, B=NO: 'l[a,,b, 1A12b,:,A2,b2,A22822J, 4[A 11 B 11a ,.:>n, ..• n21 E321 a22b22J; 
II anststor cur ner exll •nsion 
5 . Conclusions 
This paper has presc•1ted a hardware architr1Cture for a rnster scan dHsign rule 
checking algorithm. The inrJut to the llardvmre is the set of inter vats til at are covered on 
each sc~HI line for each ma~k. I lie 011tput is a list of positions wh1~r e each type of error was 
foum.l. Tl1c hardware can hc~ndlc:: n wicle var t ~ty of d£>Sign rules, layouts o f nrbttr<.lty size with 
an arbttrary number of layur s, and fc:-~tmes wit II ed•)t?S a t 45° angles. The usc of cu:.;tom 
chips makes it small and tf10J(pensrve cnouyll to tllcluclt.: in inclivtdunl dnsrgncr work~tations. 
Further more. tlw hardware ~~ (;1st enough tll:1t tlte ~pc~xl of the design rule cltcck is lim1ted 
by tl1e speed at which the cont. oiling prcce~sor cun provide input. 
Such a SISJ niticant ~meed increase can greatly change the vmy in which design rule 
checking 1s used At p1 esent. ctestgn rule chccl~mu is usually done, tf at all, as u 
postprocesstng s tep after a lctyOllt ha~ been mostly c.;omplc tect. In unrvcrstty design~. the 
destgn rule check is often not pt:!rformed at all. The availability o f a really lost design rule 
checker makes it easter to check a layout durin~J all phases of the desran effort and not just 
near the end, when it is hardest to fix nny errors that are found. 
It should also be noted that the basic architecture of the one system is applicui.Jie to 
a variety of other problems. The rastnrizntton unrt cnulcl be used to drive raster scan 
printing devices or could be used to scan ccnvert images for a display screen. Wllh slight 
changes, t11e architecture coult..l be used to speed up the tnner loop of a raster scan node 
~tracllon ulgonthm. 1 By mtroducing a different set of pnmitivc wi11clow OIJerations, the 
architecture cou tJ also b~ used in imnge processing applications. 
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Now that tile ~uchitcctur e has been defin8d, an effort rs under way to lay out the four 
~ustom cllrps rnenlroncrl rn this p.:tper and burlcl a prototype of the d(;srgn rule checl~ 
lwrdwme. /1 paper in prepamlron vdll defrne ~everal variatrons of the Meaci/Cor1way design 
rules could be chP.ckeo using th~ not·1tion0 developed in this paper. ro 
,'\ c ~ < now letlgem ents 
Many thanks arc due to Jon /\lien, Clark Baker. Lance Glasser, Gary l<opec, Paul 
Penfrcld. ami C::llris Terrnun for thcrr ideas and encouragement. Jon Allen deserves special 
thanl·.s for Ius support. rn nil ser scs of the word. 
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